<BODY><script type="text/javascript"> function setAttributeOnload(object, attribute, val) { if(window.addEventListener) { window.addEventListener('load', function(){ object[attribute] = val; }, false); } else { window.attachEvent('onload', function(){ object[attribute] = val; }); } } </script> <div id="navbar-iframe-container"></div> <script type="text/javascript" src="https://apis.google.com/js/platform.js"></script> <script type="text/javascript"> gapi.load("gapi.iframes:gapi.iframes.style.bubble", function() { if (gapi.iframes && gapi.iframes.getContext) { gapi.iframes.getContext().openChild({ url: 'https://www.blogger.com/navbar.g?targetBlogID\x3d18755935\x26blogName\x3dVINOD+MEDIA%E2%84%A2\x26publishMode\x3dPUBLISH_MODE_BLOGSPOT\x26navbarType\x3dBLUE\x26layoutType\x3dCLASSIC\x26searchRoot\x3dhttps://dmnvinod.blogspot.com/search\x26blogLocale\x3den_US\x26v\x3d2\x26homepageUrl\x3dhttp://dmnvinod.blogspot.com/\x26vt\x3d-1483311251890623224', where: document.getElementById("navbar-iframe-container"), id: "navbar-iframe", messageHandlersFilter: gapi.iframes.CROSS_ORIGIN_IFRAMES_FILTER, messageHandlers: { 'blogger-ping': function() {} } }); } }); </script>

The World's Densest MMR (Internet Topology)

Wednesday, July 29, 2009

In the bowels of the world's most densely populated Meet-Me room -- a room where over 260 ISPs connect their networks to each other -- a phalanx of cabling spills out of its containers and silently pumps the world's information to your computer screen. One tends to think of the internet as a redundant system of remote carriers peppered throughout the world, but in order for the net to function the carriers have to physically connect somewhere. For the Pacific Rim, the main connection point is the One Wilshire building in downtown Los Angeles.

If this facility went down, most of California and parts of the rest of the world would not be able to connect to the internet. Tour one of the web's largest nerve centers, hidden in an otherwise nondescript office building.

Despite being the main hub of the internet for the entire Pacific Rim, One Wilshire looks like just another office tower in downtown Los Angeles. With the exception of the four floors devoted to law offices, the building is filled with servers and high-tech offices.



On the fourth floor of One Wilshire, hundreds of major network providers -- including AT&T, Sprint and Verizon -- all connect to one another and share traffic amongst their various worldwide networks. Networks have been connecting to each other in this room for more than 20 years.



A relatively new cable tray runs below the Meet-Me room ceiling. Cabling stewardship is a constant process at One Wilshire. Every time a connection is no longer needed, the connectors are cut, and the wire is pulled and recycled.


A network technician prunes cables from a tray in the never-ending quest to manage the Meet-Me room cross-connects. Every time a new carrier moves in to the room, it will invariably need to connect to many of the 260-plus other carriers. Ideally this is done through One Wilshire’s multiplexing system, thus limiting the amount of cabling.


The entire fourth-floor ceiling is densely packed with decades of cabling. Most of the cable trays are so full that the wiring spills out at every intersection.



This is what the Meet-Me room would look like without all the cables. Trays sit empty, waiting to be filled with copper and glass-fiber connections between various servers and switches.



This closet is filled with thousands of cross-connections. They allow the 260-plus network providers in the Meet-Me room to "peer" their networks. Without peering you would only be able to connect to websites hosted by your own service provider.



The copper-based connections within the building come here to get piped into fiber optics to run long distances. This hub allows all the carriers to cross-connect to different floors at One Wilshire and to other Meet-Me rooms in the United States.

Labels:

From Sand to CPU - How AMD does it ?

Wednesday, July 22, 2009

Labels:

From Sand to CPU - How Intel Makes I7

i7





Your CPU Came From Sand


Sand. Made up of 25 percent silicon, is, after oxygen, the second most abundant chemical element that's in the earth's crust.
Sand, especially quartz, has high percentages of silicon in the form of silicon dioxide (SiO2) and is the base ingredient for semiconductor manufacturing.


Purification and Growing

After procuring raw sand and separating the silicon, the excess material is disposed of and the silicon is purified in multiple steps to finally reach semiconductor manufacturing quality which is called electronic grade silicon. The resulting purity is so great that electronic grade silicon may only have one alien atom for every one billion silicon atoms. After the purification process, the silicon enters the melting phase. In this picture you can see how one big crystal is grown from the purified silicon melt. The resulting mono-crystal is called an ingot.

The big Ingot

A mono-crystal ingot is produced from electronic grade silicon. One ingot weighs approximately 100 kilograms (or 220 pounds) and has a silicon purity of 99.9999 percent.


Ingot Slicing

The ingot is then moved onto the slicing phase where individual silicon discs, called wafers, are sliced thin. Some ingots can stand higher than five feet. Several different diameters of ingots exist depending on the required wafer size. Today, CPUs are commonly made on 300 mm wafers.

Wafer Polishing

Once cut, the wafers are polished until they have flawless, mirror-smooth surfaces. Intel doesn't produce its own ingots and wafers, and instead purchases manufacturing-ready wafers from third-party companies. Intel’s advanced 45 nm High-K/Metal Gate process uses wafers with a diameter of 300 mm (or 12-inches). When Intel first began making chips, it printed circuits on 50 mm (2-inches) wafers. These days, Intel uses 300 mm wafers, resulting in decreased costs per chip.

Photo Resist Application

The blue liquid, depicted above, is a photo resist finish similar to those used in film for photography. The wafer spins during this step to allow an evenly-distributed coating that's smooth and also very thin.

UV Light Exposure

At this stage, the photo-resistant finish is exposed to ultra violet (UV) light. The chemical reaction triggered by the UV light is similar to what happens to film material in a camera the moment you press the shutter button.

Areas of the resist on the wafer that have been exposed to UV light will become soluble. The exposure is done using masks that act like stencils. When used with UV light, masks create the various circuit patterns. The building of a CPU essentially repeats this process over and over until multiple layers are stacked on top of each other.

A lens (middle) reduces the mask's image to a small focal point. The resulting "print" on the wafer is typically four times smaller, linearly, than the mask's pattern.



More Exposing

In the picture we have a representation of what a single transistor would appear like if we could see it with the naked eye. A transistor acts as a switch, controlling the flow of electrical current in a computer chip. Intel researchers have developed transistors so small that they claim roughly 30 million of them could fit on the head of a pin.


Photo Resist Washing

After being exposed to UV light, the exposed blue photo resist areas are completely dissolved by a solvent. This reveals a pattern of photo resist made by the mask. The beginnings of transistors, interconnects, and other electrical contacts begin to grow from this point.


Etching

The photo resist layer protects wafer material that should not be etched away. Areas that were exposed will be etched away with chemicals.


Photo Resist Removal

After the etching, the photo resist is removed and the desired shape becomes visible.


Reapplying More Photo Resist

More photo resist (blue) is applied and then re-exposed to UV light. Exposed photo resist is then washed off again before the next step, which is called ion doping. This is the step where ion particles are exposed to the wafer, allowing the silicon to change its chemical properties in a way that allows the CPU to control the flow of electricity.


Ion Doping

Through a process called ion implantation (one form of a process called doping) the exposed areas of the silicon wafer are bombarded with ions. Ions are implanted in the silicon wafer to alter the way silicon in these areas conduct electricity. Ions are propelled onto the surface of the wafer at very high velocities. An electrical field accelerates the ions to a speed of over 300,000 km/hour (roughly 185,000 mph)

More Photo Resist Removal

After the ion implantation, the photo resist will be removed and the material that should have been doped (green) now has alien atoms implanted.

A Transistor

This transistor is close to being finished. Three holes have been etched into the insulation layer (magenta color) above the transistor. These three holes will be filled with copper, which will make up the connections to other transistors.

Electroplating The Wafer

The wafers are put into a copper sulphate solution at this stage. Copper ions are deposited onto the transistor through a process called electroplating. The copper ions travel from the positive terminal (anode) to the negative terminal (cathode) which is represented by the wafer.


Ion Settling

The copper ions settle as a thin layer on the wafer surface.

Polishing Excess Material

The excess material is polished off leaving a very thin layer of copper.


Layering

Multiple metal layers are created to interconnects (think wires) in between the various transistors. How these connections have to be “wired” is determined by the architecture and design teams that develop the functionality of the respective processor (for example, Intel’s Core i7 processor). While computer chips look extremely flat, they may actually have over 20 layers to form complex circuitry. If you look at a magnified view of a chip, you will see an intricate network of circuit lines and transistors that look like a futuristic, multi-layered highway system.


Wafer Sort Test

This fraction of a ready wafer is being put through a first functionality test. In this stage test patterns are fed into every single chip and the response from the chip monitored and compared to "the right answer."

Wafer Slicing

After tests determine that the wafer has a good yield of functioning processor units, the wafer is cut into pieces (called dies).


The Good, The Bad, The Ugly

The dies that responded with the right answer to the test pattern will be put forward for the next step (packaging). Bad dies are discarded. Several years ago, Intel made key chains out of bad CPU dies.

Individual Die

This is an individual die, which has been cut out in the previous step (slicing). The die shown here is a die of an Intel Core i7 processor.

CPU Packaging

The substrate, the die, and the heatspreader are put together to form a completed processor. The green substrate builds the electrical and mechanical interface for the processor to interact with the rest of the PC system. The silver heatspreader is a thermal interface where a cooling solution will be applied. This will keep the processor cool during operation.


A Finished CPU

A microprocessor is the most complex manufactured product on earth. In fact, it takes hundreds of steps and only the most important ones have been visualized in this picture story.


CPU Testing

During this final test the processors will be tested for their key characteristics (among the tested characteristics are power dissipation and maximum frequency).

CPU Binning

Based on the test result of class testing processors with the same capabilities are put into the same transporting trays. This process is called binning. Binning determines the maximum operating frequency of a processor, and batches are divided and sold according to stable specifications.


Off To The Stores

The manufactured and tested processors either go to system manufacturers in trays or into retail stores in a box.


Source : Intel Chip Making
PDF Version :



Thanks You,
VINOD M

Labels: